×
Get Full Access to Microelectronic Circuits - 6 Edition - Chapter 13 - Problem 13.50
Get Full Access to Microelectronic Circuits - 6 Edition - Chapter 13 - Problem 13.50

×

# It is required to design a CMOS logic circuit that

ISBN: 9780195323030 147

## Solution for problem 13.50 Chapter 13

Microelectronic Circuits | 6th Edition

• Textbook Solutions
• 2901 Step-by-step solutions solved by professors and subject experts
• Get 24/7 help from StudySoup virtual teaching assistants

Microelectronic Circuits | 6th Edition

4 5 1 291 Reviews
11
4
Problem 13.50

It is required to design a CMOS logic circuit that realizes a three-input, even-parity checker. Specifically, the output Y is to be low when an even number (0 or 2) of the inputs A, B, and C are high.(a) Give the Boolean function (b) Sketch a PDN directly from the expression for Note that it requires 12 transistors in addition to those in the inverters. (c) From inspection of the PDN circuit, reduce the number of transistors to 10. (d) Find the PUN as a dual of the PDN in (c), and hence the complete realization.

Step-by-Step Solution:
Step 1 of 3

ENGE 201 Notes Hexadecimal numbers  Base 16 number system; used as a shorthand of binary  Values range from 0-F o 1, 2, 3, ,4 5, 6, 7, 8, 9, A, B, C, D, E, F o positional multipliers are powers of 16: 16^1, 16^2, etc. Hex Decimal Binary Hex cont. Decimal Binary 0 0 0000 8 8 1000 1 1 0001 9 9 1001 2 2 0010 A 10 1010 3 3 0011 B 11 1011 4 4 0100 C 12 1100 5 5 0101 D 13 1101 6 6 0110 E 1

Step 2 of 3

Step 3 of 3

##### ISBN: 9780195323030

Microelectronic Circuits was written by and is associated to the ISBN: 9780195323030. This textbook survival guide was created for the textbook: Microelectronic Circuits, edition: 6. The full step-by-step solution to problem: 13.50 from chapter: 13 was answered by , our top Engineering and Tech solution expert on 11/15/17, 04:00PM. Since the solution to 13.50 from 13 chapter was answered, more than 344 students have viewed the full step-by-step answer. This full solution covers the following key subjects: pdn, Even, Transistors, Circuit, inspection. This expansive textbook survival guide covers 15 chapters, and 1344 solutions. The answer to “It is required to design a CMOS logic circuit that realizes a three-input, even-parity checker. Specifically, the output Y is to be low when an even number (0 or 2) of the inputs A, B, and C are high.(a) Give the Boolean function (b) Sketch a PDN directly from the expression for Note that it requires 12 transistors in addition to those in the inverters. (c) From inspection of the PDN circuit, reduce the number of transistors to 10. (d) Find the PUN as a dual of the PDN in (c), and hence the complete realization.” is broken down into a number of easy to follow steps, and 96 words.

#### Related chapters

Unlock Textbook Solution