It is required to design a CMOS logic circuit that
Chapter 13, Problem 13.50(choose chapter or problem)
It is required to design a CMOS logic circuit that realizes a three-input, even-parity checker. Specifically, the output Y is to be low when an even number (0 or 2) of the inputs A, B, and C are high.(a) Give the Boolean function (b) Sketch a PDN directly from the expression for Note that it requires 12 transistors in addition to those in the inverters. (c) From inspection of the PDN circuit, reduce the number of transistors to 10. (d) Find the PUN as a dual of the PDN in (c), and hence the complete realization.
Unfortunately, we don't have that question answered yet. But you can get it answered in just 5 hours by Logging in or Becoming a subscriber.
Becoming a subscriber
Or look for another answer