Design a serial subtracter with accumulator for 5-bit

Chapter 18, Problem 18.3

(choose chapter or problem)

Design a serial subtracter with accumulator for 5-bit binary numbers. Assume that negative numbers are represented by 2’s complement. Use a circuit of the form of Figure 18-1, except implement a serial subtracter using a D-CE flip-flop and any kind of gates. Give the state graph for the control circuit. Assume that St will remain 1 until the subtraction is complete, and the circuit will not reset until St returns to 0.

Unfortunately, we don't have that question answered yet. But you can get it answered in just 5 hours by Logging in or Becoming a subscriber.

Becoming a subscriber
Or look for another answer

×

Login

Login or Sign up for access to all of our study tools and educational content!

Forgot password?
Register Now

×

Register

Sign up for access to all content on our site!

Or login if you already have an account

×

Reset password

If you have an active account we’ll send you an e-mail for password recovery

Or login if you have your password back