Using the circuit topology displayed in Fig. 7.48(e), arrange to bias the NMOS
Chapter 7, Problem 7.93(choose chapter or problem)
Using the circuit topology displayed in Fig. 7.48(e), arrange to bias the NMOS transistor at ID = 0.5 mA with VD midway between cutoff and the beginning of triode operation. The available supplies are 5 V. For the NMOS transistor, Vt = 1.0 V, = 0, and kn = 1 mA/V2 . Use a gate-bias resistor of 10 M. Specify RS and RD to two significant digits.
Unfortunately, we don't have that question answered yet. But you can get it answered in just 5 hours by Logging in or Becoming a subscriber.
Becoming a subscriber
Or look for another answer