Design the circuit of Fig. 17.40(b) to realize, at the output of the second
Chapter 17, Problem 17.97(choose chapter or problem)
Design the circuit of Fig. 17.40(b) to realize, at the output of the second (noninverting) integrator, a maximally flat low-pass function with 3dB = 103 rad/s and unity dc gain. Use a clock frequency fc = 100 kHz and selectC1 = C2 = 5 pF. Give the values of C3, C4, C5, and C6. (Hint: For a maximally flat response, Q = 1/ 2 and 3dB = 0.)
Unfortunately, we don't have that question answered yet. But you can get it answered in just 5 hours by Logging in or Becoming a subscriber.
Becoming a subscriber
Or look for another answer